Design of a12 bit comparator with 1 Gs /Sec comparation rate in 45 nm process

Amiri Hor, Ramin (2018) Design of a12 bit comparator with 1 Gs /Sec comparation rate in 45 nm process. Masters thesis, university of Mohaghegh Ardabili.

Preview

Text (طراحی یک مقایسه کننده آنالوگ با نرخ نمونه برداری یک گیگاهرتز و با دقت 12 بیت در پروسه 45 نانومتر CMOS) Raziyeh Talebi.pdf Download (1MB) | Preview

Abstract

Abstract: Analog voltage comparators are one of the most commonly used analog circuit design blocks. These circuits are used extensively in analogue to digital converters. Hence, by designing comparators with high speed and accuracy, ultimately high-performance converters can be made. In this thesis a high speed and accuracy comparator is presented. This comparator is designed in the form of one stage structure. To increase the speed of comparative circuit, the function of determining the different phases and also to increase the comparator accuracy a positive feedback class is used to increase the gain of the pre-amplifier phase gain. Clock signals have also been used to control comparator performance in different phases. The comparator performs in a three-phase operation reset, calculation, and latch. Circuit design is based on MOS transistors and 45 nm process. The simulation results from the HSPICE software show the speed of 1 Gigabit per second comparison speed and the 25-μV comparator accuracy. The high speed and accuracy of the comparator allows the comparator to be used in circuits with high speed and accuracy. The most important feature of this structure is its one stage, which reduces the power consumption of the circuit and increases the speed of comparison. The simulation of the worst case possible indicates the performance of the circuit in hard conditions. Simulations at different corner of the process and simulation at different temperatures are also carried out.

Actions (login required)

View Item